For complex dynamic systems, a modular control design process is often employed, wherein the overall design is partitioned into smaller modules. This paper considers a particular inner-loop/outer-loop modular control strategy in which the designer of the outer-loop module does not know the specifics of the inner loop but instead possesses a reference model that captures the ideal inner-loop input-output behavior. In the first part of this paper, we establish analytical properties of the modular reference-model-based design. In the second part, we introduce a novel mechanism, referred to as the modular control error compensation, which mitigates the performance loss that arises when the inner-loop reference model is not matched. We propose an iterative algorithm, using synthesis, to design this compensator to reduce performance loss on the basis of two concrete worst-case performance metrics. The effectiveness of the modular control strategy with the modular control error compensation is demonstrated through experimental results on an automotive system.
INTRODUCTION
To address the complexities of many modern industrial systems, modular control designs are commonly used, where the overall control system is partitioned into multiple modules, each of which addresses a subset of the overall system dynamics. A very common modular strategy is an innerloop/outer-loop strategy, where an outer-loop controller is designed to achieve overall system performance objectives whereas an inner-loop controller is used to allocate control inputs among individual actuators. This strategy has seen widespread application in the automotive [1, 2] , aerospace [3] [4] [5] [6] [7] , and marine [8] [9] [10] [11] [12] industries. Additionally, theoretical work on inner-loop/outerloop cascade control designs also exists in [13] and [14] .
The particular inner-loop/outer-loop strategy and corresponding nomenclature for this paper are shown in Figure 1 , where the ultimate objective is to drive the performance variable, y 2 R, to a given setpoint, r 2 R. The outer-loop controller computes a desired overall effect, v des 2 R, whereas the inner-loop control allocation determines control inputs, u 2 R p , for the actuators, to closely track v des . v is commonly referred to as the virtual control input (and will be in this work), which represents an overall force, moment, or other generalized effect that drives the dynamics of the system. The control strategy in Figure 1 is widely employed in the industry because of its practicality in addressing the plant dynamics and actuator dynamics through separate controllers, particularly when different vendors are responsible for different components. The modular control strategy splits the design work across different areas of expertise, allows plug-and-play application of different inner-loop modules, and reduces the complexity of the control allocation task.
When the actuator dynamics are very fast relative to the plant dynamics and overall closed-loop system requirements, the modular approach can easily be carried out by two designers in parallel. However, parallel design and seamless integration of the inner-loop and outer-loop controllers represent challenges when the inner-loop dynamics are significant relative to the outer-loop dynamics and exact tracking of v des is impossible. Different integration mechanisms have been proposed in the literature, each with its own benefits and pitfalls. For example, Luo et al. [7] and Tjonnas and Johansen [12] proposed algorithms that achieve asymptotic tracking of v des by performing a target state calculation at every instant and then designing the inner-loop controller to asymptotically track that target state trajectory. The ability to track v des asymptotically, however, requires advanced information about v des to be passed to the inner loop. These strategies, however, do not assess the implications of the delay, which can be significant in the presence of significant innerloop/outer-loop timescale separation, which must be introduced at the outer-loop level to provide sufficient advanced information to the inner loop. The strategies in [13] and [14] provide systematic design approaches for parallel outer-loop and inner-loop designs but also restrict the form that these controllers may take.
In this paper, we propose an alternative system integration approach to those proposed in earlier literature, which allows outer-loop and inner-loop designers to work in parallel. The proposed strategy does not place restrictions on the design methodology for either controller and does not require significant timescale separation between the inner and outer loops. In the proposed strategy, we introduce an inner loop reference model to capture the target inner-loop behavior from v des to v. This reference model can by tailored to reflect dynamics that are both desirable and realistic for the inner loop and can, under appropriate conditions, be matched exactly. In our analysis, we will derive, through a constructive proof, necessary and sufficient conditions on the reference model and actuator dynamics under which it is possible to match the reference model behavior. We also show that if the same conditions hold for the actuator dynamics, then the modular control strategy is capable of achieving equivalent performance to its centralized counterpart, shown in Figure 2 . The ultimate result of this two-part analysis will be a set of ideal modular control conditions, which provide us with guidelines on how to choose the reference model and insight with regard to the features of the actuator dynamics that will cause difficulty in modular control design.
Because exact inner-loop model matching is not possible in many circumstances that involve uncertainties or nonideal properties of the actuator dynamics, the second part of this work proposes robust control techniques to manage this mismatch between the ideal and actual performance. Here, we capture the performance mismatch between the desired and actual inner closed loop through an uncertainty model and propose a novel control strategy, modular control error compensation (MCEC), to reduce the performance mismatch through use of an add-on compensator. This mechanism is inspired by the original work in [15] , which considers a similar compensation mechanism but is restricted to parametric uncertainty. The MCEC design proposed in this work, which builds upon ideas from [15] and our earlier work in [16] , uses synthesis for the compensator design. This results in a design framework that is applicable to a broader class of uncertainties and allows us to optimize performance on the basis of two concrete objectives. Furthermore, unlike other applications of synthesis such as in [17, 21] , which impose an inherent trade-off between nominal performance and performance in the presence of uncertainty, our approach does not sacrifice nominal performance in achieving performance recovery in the presence of uncertainty. This is made possible by the fact that an add-on compensator, rather than the main outer-loop controller, is used to achieve performance recovery. We demonstrate the effectiveness of this strategy through experimental results on an automotive application example. Through this example, we also show how the usage and proper choice of an inner-loop reference model represents a key step in containing and ultimately reducing the mismatch between the ideal and actual system behavior.
The paper is organized as follows. In Section 2, we conduct an in-depth analysis of the referencemodel-based modular control design, deriving necessary and sufficient conditions for reference model matching and then demonstrating the close relationship between these conditions and a set of sufficient conditions for modular versus centralized equivalence. In Section 3, we treat the circumstances where the inner closed loop does not match the ideal behavior specified by the reference model. Here, we formally introduce MCEC and the uncertainty model that is used to describe the inner-loop performance mismatch. In Section 4, we use this uncertainty model to formulate a synthesis problem to optimally design MCEC from two concrete worst-case performance metrics. Finally, in Section 5, we present design, analysis, and experimental results for modular control with MCEC on an automotive thermal management system.
REFERENCE-MODEL-BASED MODULAR CONTROL DESIGN
This section details the reference-model-based modular design framework, which is depicted in Figure 3 . Mathematically speaking, the system in Figure 3 is identical to that in Figure 1 ; however, the block diagram has been manipulated in Figure 3 to illustrate the reference-model-based design process. Here, the inner-loop reference model, F .s/, represents the ideal performance from the desired virtual control input, v des , to the virtual control input, v. x 1 2 R n 1 represents the plant states, and x 2 2 R n 2 represents the actuator states, whereas x m 1 and x m 2 represent those plant and actuator states, respectively, that are measured. Q v represents the difference between the virtual control input, v, and the output of the reference model, v f des . It is therefore the objective of the inner-loop controller to drive Q v to 0. To characterize the performance achieved by the reference-model-based modular control design and quantify its design limitations, we will consider linear time-invariant systems whose dynamics are represented as follows:
where P y .s/ is a scalar transfer function; P are n 1 1, 1 p, and 1 n 1 transfer function vectors, respectively; and A x 2 u .s/ and A x 2 x 1 .s/ are n 2 p and n 2 n 1 transfer function matrices, respectively. The outer-loop and inner-loop control laws are given by 
respectively, where C .s/ is a p n 2 transfer function matrix.
Remark 1
In the absence of full state measurements, the entries in C .s/ corresponding to unmeasured states will be equal to 0. Thus, we will typically omit the x .s/), the closed-inner-loop input-output dynamics can be described by
where, suppressing the s notation for simplicity, we have
For the modular reference-model-based control strategy, when the inner-loop reference model is matched, we have
which we will refer to as the nominal closed inner loop. The notion of relative degree will be important to our subsequent analysis, and we will use the following scalar definition of relative degree. 
Overall system performance metric
We will use the following metric for evaluating the overall system performance.
Definition 3 (overall performance index)
Let G y .s/ and G des .s/ represent the actual and desired transfer functions, respectively, from r to y, and let G v .s/ represent the actual transfer function from r to v, and assume that these transfer functions are stable. The performance level, p , of the closed-loop system is defined as
where W y .s/ and W v .s/ are stable weighting transfer functions that emphasize or penalize performance at different frequencies.
This performance metric places importance on both setpoint tracking and the size of the virtual control input that is to be generated by the inner loop. In this section, we consider this performance on the nominal system, in the absence of uncertainty; however, subsequent sections treat the problem of recovering this nominal performance, to the greatest extent possible, in the presence of nonparametric uncertainty in the inner-loop dynamics.
Inner-loop performance metric
Because the objective of the inner-loop controller is to achieve T 1 .s/ D F .s/ and T 2 .s/ D 0, the performance of the closed inner loop can be evaluated by
Although we do not place any restrictions on the inner-loop control structure, we do derive a modelmatching controller for cases when i D 0 is achievable (through a constructive model-matching proof). We also derive both necessary and sufficient conditions for model matching to be achievable.
Conditions for reference model matching
As a first step of our analysis, we determine the conditions under which reference model matching, that is, i D 0, can be achieved. The detailed proof is provided in the Appendix. The proof of sufficiency involves construction of a controller that achieves model matching and stability. In particular, although a single control input is sufficient to achieve model matching, the proof shows that additional control inputs (if p > 2) can be used to stabilize the inner loop in the presence of nonminimum phase zeros. The necessity proof is quite straightforward and makes use of the notions of relative degree and stable pole-zero cancelations.
Because the reference model, F .s/, is a design choice, condition (1) in Proposition 4 can always be achieved and therefore does not restrict the set of systems for which model matching can be achieved. Condition (2) essentially requires the disturbance from x 1 to affect v more slowly than u, such that state feedback can be used to reject this disturbance. In practice, there exist plants where this scenario is violated, and it is important, therefore, to address scenarios where system features or uncertainties lead to a mismatch between the reference model and actual inner-loop behavior (i.e., where F .s/ ¤ T 1 .s/ or T 2 .s/ ¤ 0). For this reason, Sections 3 and 4 of this paper are dedicated to performance recovery in these instances. Finally, condition (3) ensures that reference model matching can be achieved without introducing internal instability into the inner loop. The assumption degenerates into a very standard nonminimum phase model reference control assumption for a single-input, single-output inner loop, but multiple actuators provide greater flexibility in relaxing this condition.
Modular versus centralized performance
In this section, we compare the performance level of the modular control strategy with that of its centralized counterpart. For our performance comparison, we introduce the following notation. (12), achieved with a given outer-loop controller when T 1 D F and T 2 D 0 (i.e., ideal modular control), with centralized control and with modular control, respectively.
Definition 5 Let
Our comparison of these three levels of performance is given in the following proposition.
Proposition 6 (modular versus centralized performance inequality)
Assume that the optimal levels of performance achievable (i.e., the lowest values of p , as defined in Definition 3) by the ideal modular design, centralized control system, and modular control system, under causal and stabilizing controllers, are given by o , c , and m , respectively, and suppose that F .s/ is stable, is a minimum phase, and satisfies .F .s// 6 .A 
which yields p c D c . The corresponding closed-loop system transfer functions, G v .s/ and G y .s/, that are relevant to the performance index of (12) can be expressed by (suppressing the s notation)
For the outer-loop controller in the modular control system, apply the causal and stabilizing control law
where 
which is identical to (16) and (17) 
Summary-ideal modular control conditions
We now have conditions on the actuator dynamics and reference model that, when satisfied, simultaneously yield reference model matching and modular versus centralized equivalence (based on the performance index, p , defined in Definition 3). These conditions are summarized as follows:
1. F .s/ is stable and a minimum phase.
.s/ has no unstable zeros common to all p constituent transfer functions.
In addition to providing a set of conditions on the actuator dynamics for which modular versus centralized equivalence can be achieved, these conditions also provide clear guidelines as to how the reference model, F .s/, should be chosen. Conditions (1) and (3) can always be satisfied with an appropriately designed reference model, whereas conditions (2) and (4) are dependent on the actuator dynamics themselves. Recognizing that modular control remains an appealing strategy even when these ideal conditions are not exactly met and when uncertainties render it impossible to match F .s/ exactly, in the remainder of this paper, we focus on mechanisms that reduce the gap between ideal and actual modular control performance. Because the impact of uncertainty on the overall system depends on one's choice of F .s/, we will also focus on how F .s/ can be fine-tuned for a particular uncertainty model.
are known stable transfer function matrices of size 1 1 and 1 n 1 , respectively, that capture information known about the mismatch between the actual and ideal inner-loop performance.
The design of weighting functions W 1,2 in (22) represents an important design decision that will affect the feasibility of the forthcoming synthesis design and the engineering value that such a design will have. We summarize general guidelines for the design of W 1,2 and then show in Section 5 how these guidelines are applied on an application example.
To ensure well-posedness of the D-K iteration that is used in subsequent synthesis design, we impose the following requirement on W 1,2 :
There does not exist a frequency, ! > 0, at which
This requirement is not difficult to achieve and simply requires at least one weighting function to have a nonzero gain at any given frequency. Two engineering approaches can be used to choose a weighting function that is appropriate for the system at hand:
(1) Simulation of likely parametric uncertainty: Given some physical understanding of the system at hand and the simplifications made in the modeling approach, one can identify likely sources of parametric uncertainty. The designer can then generate Bode plots of T 1 F and T 2 under random variations in these uncertain parameters and shape W 1 and W 2 to match the shapes of these Bode plots, subject to well-posedness restrictions on W 1,2 . (2) Experimental uncertainty characterization: Given sufficiently rich experimental data for the closed-inner-loop system and the frequency content of v des and x 1 , one can also approximate the frequency domain behavior of T 1 F and T 2 and shape W 1,2 .
To quantify the difference between the output of the nominal and actual (with uncertainty) closed-loop systems, we introduce a new variable, e 0 , which is defined as follows:
Here, y represents the actual output whereas y r represents the output when (10) and (11) are satisfied. For notational convenience and in preparation for later analysis and synthesis, we will cast both uncertainty sources ( 1 and 2 ) together in a block diagonal matrix, as follows:
Given this uncertainty representation, the closed-inner-loop error dynamics can be described by
Remark 8
Although the uncertainty in (24) assumes a block diagonal structure, this structure is not restrictive in the sense that this structure allows every input to the inner closed loop (v des and every element of x 1 ) to affect the single output, v, through an uncertain transfer function.
For performance recovery, we will make extensive use of the worst-case gain, wc , from r to e 0 , where wc is defined as wc , max 
Estimation and analysis of worst-case performance in an uncertain system has been the topic of extensive literature (studied, for example, in [22] ), and tools such as MATLAB's Robust Control Toolbox have facilitated the estimation of wc for numerous robust control applications such as ours.
We propose a novel mechanism, referred to as MCEC, which is depicted in Figure 4 and is characterized by an add-on compensator, C v . The proposed MCEC design structure exploits the signal Q v, which represents the difference between the virtual control input, v, and its nominal value, v f des (the output of F ), to reduce the gap between nominal and actual performance. The proposed strategy differs from other robust controller synthesis applications, such as in [17] [18] [19] [20] , which design the main controller to guarantee a certain level of overall system performance in the presence of uncertainty. Because the strategies take into consideration the nominal model as well as uncertainty in their design, they impose an inherent trade-off between nominal performance and performance in the presence of uncertainty. Our structure, employing C v as an add-on compensator, has two key advantages over strategies that redesign the main controller for robust performance:
(1) Our strategy retains the modularity of the inner and outer loops in the sense that it allows the two controllers to be designed in parallel without knowledge of each other; (2) There is no trade-off between nominal performance and performance in the presence of uncertainty-when the inner-loop reference model is matched (
We show that by recasting the optimization problem for the MCEC design, we can formulate a synthesis problem to optimize specific worst-case performance on the basis of two synthesis objectives, S1 and S2: S1 Given that kk 1 < 1, find a stabilizing C v that minimizes wc . S2 Given th > 0 ( th is a performance threshold representing tolerable performance degradation), find C v that maximizes kk 1 such that the closed-loop system remains stable and wc < th .
MODULAR CONTROL ERROR COMPENSATION DESIGN FOR PERFORMANCE RECOVERY USING SYNTHESIS
To design C v , the block diagram in Figure 4 is cast in the form given by Figure 5 , where N P is a transfer function matrix containing all of the system components besides C v , , and scalar gain k. . synthesis performance formulation. Physical entities of the system are contained inside the dashed lines, whereas fictitious entities (k and P ), which are strictly introduced for synthesis design purposes, lie outside.
The expression for N P is given in (29). Under this configuration, synthesis considers an uncertainty structure given by aug ,
The following properties hold for the system in Figure 5 [23].
Proposition 9 (robust performance interpretation of )
Let be the structured singular value for the system shown in the figure of Balas [23] . The following two properties hold:
(1) The closed-loop system in Figure 5 is stable and kkG er k 1 < for all uncertainties satisfying kk 1 < 1= . (2) There exists a perturbation W kk 1 D 1= for which the closed-loop system in Figure 5 is unstable or kkG er k 1 D .
synthesis optimizes C v to minimize , which allows us to carry out objectives S1 and S2. This optimization is carried out through the so-called D-K iteration [23] , which relies on an underlying iterative H 1 optimization and is subject to the following well-posedness conditions:
(1) The last row of N P .j!/ is right invertible for all ! > 0. (2) The last column of N P .j!/ is left invertible for all ! > 0.
Condition (1) can be satisfied through appropriate design of W 1,2 , as detailed in Section 4. Condition (2) requires the gain of at least one of the transfer functions in the last column of N P to be nonzero at any given frequency.
Given that the well-posedness conditions have been satisfied, the following propositions show how one can develop a design algorithm to achieve the synthesis objectives by iteratively adjusting k and carrying out synthesis to design C v .
Proposition 10 (synthesis objective S1)
Assume that S1 is feasible. Let .k, N P / be the structured singular value of the system shown in Figure 5 where C v has been designed using synthesis, for a given constant k. Furthermore, let k 1 be the maximum value of k such that .k, N P / D 1. Then, k 1 exists. Furthermore, if C v is designed using synthesis, with k D k 1 , then wc is minimized and the closed loop is stable, subject to kk 1 < 1.
Proof
Existence: Given that S1 is feasible, there exists a stabilizing C v when kk 1 < 1, which results in a finite wc . When k D 1= wc is taken into account, it follows from Proposition 9 that (1), and need not be considered). Then, there exists k > k 1 that also yields .k, N P / D 1, which contradicts the fact that k 1 is the maximum value of k yielding .k, N P / D 1. Therefore, wc D =k 1 D 1=k 1 . Because k is maximized and synthesis minimizes , wc is minimized for all C v , k that yield .C v , k, N P / D 1. Finally, note that for all C v that yield a stable closed loop when kk 1 < 1, there exists a k such that
wc over all C v that yield a stable closed loop when kk 1 < 1.
Proposition 11 (synthesis objective S2)
Let .k, N P / be the structured singular value of the system shown in Figure 5 where C v has been designed using synthesis, for a given constant k. Let k 2 be the minimum value of k such that .k, N P / D k th . Then k 2 exists, and if C v is designed with k D k 2 , then synthesis maximizes the value of kk 1 such that wc < th and the closed-loop system remains stable.
The proof is omitted but follows exactly the same logical sequence as the proof of Proposition 10. Using Propositions 9 and 10, we propose the following iterative algorithm to design the MCEC controller C v to achieve objectives S1 and S2; for S1, take o D 1, and for S2, take o D k th :
(1) (a) Initialize k low to any value that is known to satisfy k low < k i (i D 1 or i D 2 depending on the objective). Take k low D 0 if no other lower bound is known. Proceed to step (1b). (b) Initialize k high to any value that is known to satisfy k high > k i , and proceed to step (2) . If no upper bound on k is known, make an initial guess, k init , and carry out synthesis for (ii) Otherwise, take k high D k and repeat step (5c) until jk k low j < k and then terminate.
Remark 12
As an alternative to the iterative procedure proposed here, a skew synthesis procedure may be employed, in which the size of one uncertainty block is held fixed whereas the other(s) are allowed to vary [24, 25] . This framework requires additional mathematical tools to set up but may result in reduced computational effort once implemented.
ENGINE THERMAL MANAGEMENT APPLICATION
The proposed modular control design approach is now studied on an engine thermal management system, which is used to facilitate engine mapping and calibration within an automotive test cell. The system, depicted in Figure 6 , with a photograph of the actual experimental system given in Figure 7 (showing the unit containing the heater, heat exchanger, and mixing valve, which is connected through flexible piping to the engine), consists of parallel heating and cooling loops, used for controlling fluid temperature at the engine outlet. Readers are referred to [26] and [27] for system details, including a complete model description.
Modular system description and properties
The states in the thermal management system consist of eight temperatures, namely T out,eng D engine outlet temperature, T eng1 D engine block temperature in the vicinity of coolant, T eng2 D engine block temperature in the vicinity of oil, T out,mv D mixing valve outlet temperature, T out,ht D heater outlet temperature, T ht D heater coil temperature, T out,hex D heat exchanger outlet temperature, T out,cw D cooling water temperature at its outlet from the heat exchanger.
In this work, we utilize an effective general control strategy proposed in [27] , where the heater is kept at a constant input of 2.25 kW, which has been deemed optimal for the speed and load that we consider in our experiments (2000 rpm and 75 N/m). We perform a linearization about T out,eng D 80 ı C (and the corresponding steady state), and the valve, with control input , is manipulated to achieve temperature tracking. We work with translated coordinates, that is, ıT out,eng D T out,eng T yielding the following modular system description:
ıT out,eng ıT eng1 ıT eng2 ıT out,mv ıT out,ht ıT ht ıT out,hex ıT out,cw .s// D 2. Thus, our modeled actuator dynamics satisfy the conditions for equivalence between optimal modular and centralized system performance, making this system an excellent candidate for referencemodel-based modular control. Nevertheless, modeling uncertainties are present, and this will be the focal point of the MCEC design for the thermal management application.
Inner-loop reference model
For our system, we choose the simplest matchable reference model, namely
In our system analysis and experimental results, we will explore the effect of adjusting f , both with and without MCEC in place. 
Outer-loop control design
yields excellent tracking performance when the reference model is matched.
Inner-loop design
Given our actuator model, it is possible to design the control law for ı such that ıT out,mv .s/ D F .s/ıT des out,mv .s/ (hence achieving perfect model matching) by taking
where t is the modeled time constant associated with the temperature dynamics of the mixing valve and k 1 , k 2 , k 3 , and k 4 are directly determined from model parameters described in the detailed model in [27] . The values of k 1 , k 2 , k 3 , and k 4 required for reference model matching are functions of the reference model time constant, f .
Performance recovery in the presence of uncertainty-synthesis setup
Given that our actuator model is not perfect, we now pursue an MCEC design that aims to keep the system within 10% of the ideal performance. Thus, we pursue synthesis objective S2 and take th D 0.1 to capture the 10% requirement.
To construct weighting functions, we consider three likely sources of uncertainty in the actuator model:
Flow dynamics, where the flow distribution through the heater and the heat exchanger does not respond immediately, but rather through a time constant, flow ; Uncertain time constant, t , associated with mixing valve thermal mixing dynamics; Inaccurate steady-state estimates, ss , T ss out,ht , and T ss out,hex , which impact our linearized dynamics. We will see through experimental results that an uncertain value of ss is especially realistic for two reasons. First, the valve is not position controlled (it is pressure controlled and sometimes yields inconsistent response). Second, the ambient temperature affects the required value of ss to achieve a particular steady state (through the effect of ambient temperature on the cooling water temperature supplied to the system).
When augmented to include flow dynamics (33), the inner-loop dynamics that are affected by the uncertainty are given by Table I . We consider these aforementioned uncertainty sources to design the weighting transfer functions, W 1 .s/ and W 2 .s/, that are necessary for our synthesis design of C v . Analyzing the closed-loop effects of these uncertainties through Bode plots of closed-loop systems generated by randomly varying uncertain parameters over there pre-specified range, we have found that the following weighting functions capture the frequency-dependent impact of the expected sources of system uncertainty:
Remark 13
Note that for the thermal management system, although there are three plant states, only one of these states has any effect on the actuator dynamics; thus, although W 2 .s/ is a 3 3 transfer function matrix according to the formulation of (22), two of the entries in W 2 .s/ (in (22)) will be equal to 0. For simplicity, we drop these transfer functions from the formulation (the resulting is 2 2).
Remark 14
Nonzero DC content is essential to capture the true system uncertainty because there is no integrator in the inner loop (nor is one necessary because of the outer-loop integrator), and uncertainties will contribute to a DC error.
synthesis was performed for several reference models (with different time constants, f ), each leading to a different compensator, C v .s/. In spite of the differences and the high orders of the resulting compensators, each reflects a somewhat de-tuned and causal approximation of the compensator C v .s/ D 1=F .s/, which results from setting G er .s/ D 0 and solving for C v .s/. In light of this fact, the resulting compensators were parameterized as
where the transfer function coefficients were determined through a balanced truncation. The resulting worst-case performance levels, wc , under these (reduced-order) compensators, considering the aforementioned uncertainty sources, are given in Figure 8 , for different values of f . Figure 8 shows that although MCEC provides benefit for all reference models, it is most helpful for aggressive reference models (i.e., fast time constants), where the inner-loop designer is pursuing a higher-bandwidth reference model, which exacerbates the effect of uncertainties on inner-closedloop performance. Although the reference model is typically negotiated in the beginning stages of a control design project, the graph in Figure 8 can only be generated after the outer-loop controller has been designed and closed-inner-loop uncertainty has been characterized (through weighting functions). Therefore, although it is evident from Figure 8 that F .s/ D 1=4s C 1 represents a good reference model choice both with and without MCEC, this may not be known to a designer a priori; thus, it is advantageous to have MCEC available because it results in a system performance that is more robust to one's choice of reference model. For very slow reference models, overall behavior degrades because the inner loop is designed to a bandwidth specification that is not well separated from that of the outer loop. This lack of bandwidth separation makes the overall system performance more sensitive to any mismatch between the reference model and actual inner-loop performance; thus, control performance both with and without MCEC deteriorates.
To gain deeper insight into the mechanisms by which MCEC improves performance, we can examine the Bode plots in Figures 9 and 10 Whereas Figure 8 showed worst-case performance over a variety of reference models, Figures 11  and 12 show how worst-case performance varies with the level of uncertainty in system parameters. Specifically, Figures 11 and 12 provide worst-case performance levels when the parameters of Table I are allowed to vary over a specified percentage of their range (for example, for a value of 50%, flow may vary between 0 and 1 s, t may vary between 7 and 9 s, and ss may vary between 0.725 and 0.775). To compare the use of MCEC with traditional applications of synthesis, Figures 11 and 12 additionally show the worst-case gains when MCEC is not used but instead the outer-loop controller, C , is designed using synthesis. From these figures, it is evident that although standard synthesis leads to improved performance in the presence of sufficiently large uncertainty, it also leads to a degradation in nominal performance, which is a trade-off that is not faced with MCEC.
Experimental results
The performance of the modular control strategy and MCEC was verified in an engine test cell, with the rapid prototyping setup using MATLAB Real-Time Workshop™ and xPC Target™. We consider temperature setpoint changes, where the engine is kept at constant speed and load (2000 rpm and 75 N/m, respectively). The plots given in Figures 13 and 14 show the data collected from Table II , where experimental results are characterized quantitatively by the performance metric where ıT r out,eng represents the engine outlet temperature (deviation from nominal) when the innerloop reference model is matched exactly. This metric is intended to approximate the gain from r to e 0 for our experimental data.
As expected, exper is lower with MCEC than without under both reference models, but the difference is much more pronounced when f D 1 (the more aggressive reference model). Also, with MCEC, wc < th with both reference models, indicating that we have achieved acceptable performance with MCEC in both cases. For comparison, Table II also provides wc as predicted through an analysis of hypothesized sources of uncertainty. The experimental results correlate directionally well with the worst-case analysis results.
CONCLUSIONS AND FUTURE WORK
In this paper, we have proposed a reference-model-based modular control design framework. We analyzed the nominal performance of a modular control system, concluding that under certain ideal circumstances, it can perform as well as its centralized counterpart. To treat cases when the inner closed loop does not perform exactly as specified, we have developed a modular control error compensator (MCEC) for recovering desired performance. We have shown how synthesis may be used iteratively to achieve the design goals and have demonstrated the effectiveness of the proposed method on an engine thermal management system. Future work will include the development of deeper insights with regard to the trade-offs between the inner-loop performance specification, F , and the ability to achieve robust modular performance with the use of C v . Additionally, the ability to incorporate inherently nonlinear characteristics (especially saturation) into closed-loop uncertainty models that are applicable to MCEC represents a great avenue (and challenge) for future investigation. 
v D 1 0 : : : 0 N x 21 (A.10)
The N x 21 dynamics are decoupled from the N x 22 dynamics (and hence from x 1 and u b ). It is easily verified that .A 11 , B 11 / represents a controllable pair; hence, K 11 can be designed such that the eigenvalues of A 11 B 11 K 11 are equal to those of D 2 .s/. Let M.s/ represent the transfer function vector from u to v for fixed K 11 and K 12 , where M 1 .s/ represents the first element of M.s/, and take L D h The necessity of conditions (1) and (2) is obvious from comparing (A.13) and (A.14) with the following facts:
Clearly, (A.13) and (A.14) cannot be achieved if the relative degrees of the left-hand and right-hand sides of (A.13) and (A.14) cannot even be made equal to each other. and for (A.15) to hold for any stable F , must be canceled with an unstable pole (at ), thereby destabilizing the actuator dynamics.
